Beginning of this page
Jump to main content

Please note that JavaScript and style sheet are used in this website,
Due to unadaptability of the style sheet with the browser used in your computer, pages may not look as original.
Even in such a case, however, the contents can be used safely.

The following page content corresponds to the products formerly marketed by NEC Electronics

Products > ASSP > Single Frame Super Resolution ASSP >

µPD9280GM

Full HD-Compatible
Single Frame Super Resolution LSI


Neo Clear Resolution

Introduction Features Specification Block Diagram Documentation

Introduction

UPD9280GM

The single frame super resolution LSI "µPD9280GM" realizes image data analysis and processing on a single frame and incorporates NEC Electronics' original single frame super resolution technology, enabling blurred images to be cleaned up easily.
Using standard video interfaces for data input and output, the µPD9280GM chip can be easily embedded in existing systems and used in a variety of applications that handle images and video.


Features

  • Incorporates single frame super resolution IP and interface circuit (*1).
  • Supports up to WUXGA (1920 x 1200 pixels).
  • Enables real-time processing without an image distortion even if it's just added on to an existing system as is.
  • Images can be cleaned up at the lowest possible cost because external memories are not required.

Note (*)

  1. Circuit allowing RGB I/O and YUV I/O to be switched. Auto image size acquisition function.

Specification

  • NEC Electronics' original single frame super resolution algorithm
  • Supports video (progressive)
  • Maximum video system clock frequency: 150 MHz
  • Image interface: 30-bit CMOS I/O
  • I/O can be selected from RGB or YUV
  • External frame memories not required
  • Incorporates I²C bus for register setting (100 kbps, 400 kbps both supported)
  • Supports JTAG
  • Operating frequency:
    • Dot clock: 150 MHz
    • System clock: 10 to 30 MHz
  • Power supply voltage: 3.3 V (I/O), 1.5 V (internal)
  • Power consumption: 1.0 W (typ.) (when operating at Full HD/60 fps)
  • Package: 176-pin LQFP (24 x 24 mm, 0.5 mm pitch)
  • Operating temperature range (TA): -40 to +70°C


IP Core: Introduction to Super-Resolution Technology

Block Diagram

Block Diagram
When click "Super resolution processing IP" in a figure; link to IP Core: Introduction to Super-Resolution Technology.

Documentation

Document Name Language Document No. PDF download
Full HD-Compatible Single Frame Super Resolution LSI (µPD9480GM) Pamphlet English S19820E PDF
User's Manual English Please refer to a salesperson


Inquiry Concerning Single Frame Super Resolution ASSP



Related Contents