Beginning of this page
Jump to main content

Please note that JavaScript and style sheet are used in this website,
Due to unadaptability of the style sheet with the browser used in your computer, pages may not look as original.
Even in such a case, however, the contents can be used safely.


The following page content corresponds to the products formerly marketed by NEC Electronics

V850ES/JG3-L Microcontrollers

Features

  • Operating Voltage: 2.2 to 3.6 V (µPD70F3737, µPD70F3738) / 2.0 to 3.6 V (µPD70F3792, µPD70F3793)
  • Max. frequency: 20 MHz
  • ROM capacities: 128 KB to 512 KB flash memory
  • RAM capacities: 8 KB to 40 KB
  • Package: 100-pin plastic LQFP package, 121-pin FBGA package
  • Minimum instruction execution time:
    - 50 ns (operating with main clock (fXX) of 20 MHz: VDD = 2.7 to 3.6 V)
    - 200 ns (operating with main clock (fXX) of 5 MHz: VDD = 2.2 to 3.6 V)
    - 30.5 µs (operating with subclock (fXT) of 32.768 kHz)
  • General-purpose registers: 32 bits x 32 registers
  • CPU features:
    - Signed multiplication (16 x 16 -> 32): 1 to 2 clocks
    - Signed multiplication (32 x 32 -> 64): 1 to 5 clocks
    - Saturated operations (overflow and underflow detection functions included)
    - 32-bit shift instruction: 1 clock
    - Bit manipulation instructions
    - Load/store instructions with long/short format
  • Memory space: 64 MB of linear address space (for programs and data)
  • Interrupts and exceptions:
    - Non-maskable interrupts: 2 sources
    - Maskable interrupts: 55 sources (µPD70F3737, µPD70F3738) / 62 sources (µPD70F3792, µPD70F3793)
    - Software exceptions: 32 sources
    - Exception trap: 2 sources
  • I/O ports: 84 (µPD70F3737, µPD70F3738) / 83 (µPD70F3792, µPD70F3793)
  • Timer function:
    - 16-bit interval timer M (TMM): 1 channel
    - 16-bit timer/event counter P (TMP): 6 channels
    - 16-bit timer/event counter Q (TMQ): 1 channel
    - Watch timer: 1 channel
    - Real time counter: 1 channel
    - Watchdog timer 2: 1 channel
  • Serial interface:
    - Asynchronous serial interface A (UARTA), Asynchronous serial interface C (UARTC)
    - 3-wire variable-length serial interface B (CSIB)
    - UARTA/CSIB: 1 channel
    - UARTA/I2C: 2 channels
    - CSIB/I2C: 1 channel
    - CSIB: 3 channels
    - UARTA: 3 channels (µPD70F3792, µPD70F3793 only)
    - UARTC: 1 channel (µPD70F3792, µPD70F3793 only)
  • A/D converter: 10-bit resolution: 12 channels
  • D/A converter: 8-bit resolution: 1 channels
  • DCU (Debug control unit): JTAG interface
  • Clock generator:
    - During main clock or subclock operation
    - 7-level CPU clock (fXX, fXX/2, fXX/4, fXX/8, fXX/16, fXX/32, fXT)
    - Clock-through mode/PLL mode selectable
    - Internal oscillation clock: 200 kHz (TYP.)
  • Power-save functions: HALT/IDLE1/IDLE2/STOP/subclock/sub-IDLE mode


Product Table


Matching devices: 10

                   
Device Max. frequency (MHz) Memory size (kByte) Memory type RAM size (Byte) Subseries Status T max. (°C) VDD min. (Volt) Pin count
Filter by ordercode
 






UPD70F3737F1-CAH-A
20  128  Flash  8192  V850ES/Jx3-L  In Mass-Production  85  2.2  121 
UPD70F3737GC-UEU-AX
20  128  Flash  8192  V850ES/Jx3-L  In Mass-Production  85  2.2  100 
UPD70F3737GF-GAS-AX
20  128  Flash  8192  V850ES/Jx3-L  Under Development  85  2.2  100 
UPD70F3738F1-CAH-A
20  256  Flash  16384  V850ES/Jx3-L  In Mass-Production  85  2.2  121 
UPD70F3738GC-UEU-AX
20  256  Flash  16384  V850ES/Jx3-L  In Mass-Production  85  2.2  100 
UPD70F3738GF-GAS-AX
20  256  Flash  16384  V850ES/Jx3-L  Under Development  85  2.2  100 
UPD70F3792F1-CAH-A
20  384  Flash  32768  V850ES/Jx3-L  Under Development  85  121 
UPD70F3792GC-UEU-AX
20  384  Flash  32768  V850ES/Jx3-L  Under Development  85  100 
UPD70F3793F1-CAH-A
20  512  Flash  40960  V850ES/Jx3-L  Under Development  85  121 
UPD70F3793GC-UEU-AX
20  512  Flash  40960  V850ES/Jx3-L  Under Development  85  100